

1 15. (New) The integrated circuit of claim 14 wherein the second enable
2 control input is coupled to a logic element.

1 16. (New) A programmable logic integrated circuit comprising:
2 a plurality of logic array blocks;
3 a programmable interconnect bus, programmably coupled to the plurality of logic
4 array blocks;
5 a tristate bus comprising a plurality of conductors; and
6 a plurality of tristate devices, coupled between the plurality of logic array blocks and
7 one conductor of the tristate bus, wherein the plurality of tristate devices couple and decouple the
8 logic array blocks to the one conductor of the tristate bus, and at least one of the tristate devices
9 comprises:

10 a data input;
11 an enable input;
12 a first driver transistor, coupled between a first potential source and an output
13 node;
14 a second driver transistor, coupled between the output node and a second
15 potential source;

16 a first predriver comprising:
17 a first transistor, coupled between the first potential source and a
18 control electrode of the first driver transistor, having a control electrode coupled to a complement of
19 the enable input;

20 a second transistor, coupled between the control electrode of the first
21 driver transistor and control electrode of the second driver transistor, having a control electrode
22 coupled to the complement of the enable input; and

23 a third transistor, coupled between the control electrode of the second
24 driver transistor and the second potential source, having a control electrode coupled to the enable
25 input; and

26 a second predriver comprising:
27 a first transistor, coupled between the first potential source and the
28 control electrode of the first driver transistor, having a control electrode coupled to the data input;

7 an enable input;
8 a first driver transistor, coupled between a first potential source and an output
9 node;
10 a second driver transistor, coupled between the output node and a second
11 potential source;
12 a first predriver comprising:
13 a first transistor, coupled between the first potential source and a
14 control electrode of the first driver transistor, having a control electrode coupled to a complement of
15 the enable input;
16 a second transistor, coupled between the control electrode of the first
17 driver transistor and control electrode of the second driver transistor, having a control electrode
18 coupled to the complement of the enable input; and
19 a third transistor, coupled between the control electrode of the second
20 driver transistor and the second potential source, having a control electrode coupled to the enable
21 input; and
22 a second predriver comprising:
23 a first transistor, coupled between the first potential source and the
24 control electrode of the first driver transistor, having a control electrode coupled to the data input;
25 a second transistor, coupled between the control electrode of the first
26 driver transistor and the control electrode of the second driver transistor, having a control electrode
27 coupled to the enable input; and
28 a third transistor, coupled between the control electrode of the second
29 driver transistor and the second potential source, having a control electrode coupled to the data input,
30 wherein the enable input is controlled by way of a logic element.

1 12. (New) The integrated circuit of claim 11 wherein the output node is
2 coupled to a programmable interconnect structure.

1 13. (New) The integrated circuit of claim 11 further comprising first and
2 second enable control inputs logically coupled to the enable input.

1 14. (New) The integrated circuit of claim 13 wherein the first enable
2 control input is coupled to a programmable memory cell.

Al Cont

29 a second transistor, coupled between the control electrode of the first
30 driver transistor and the control electrode of the second driver transistor, having a control electrode
31 coupled to the enable input; and
32 a third transistor, coupled between the control electrode of the second
33 driver transistor and the second potential source, having a control electrode coupled to the data input.

1 17. (New) The integrated circuit of claim 16 wherein the plurality of
2 tristate devices couple and decouple the logic array blocks to the one conductor of the tristate bus by
3 way of a logic signal from a logic array block.

1 18. (New) The integrated circuit of claim 16 further comprising:
2 a plurality of OE generation circuits, coupled to the plurality of tristate devices, the
3 plurality of OE generation circuits controlling the plurality of tristate devices.

1 19. (New) The integrated circuit of claim 18 wherein a logic array block
2 programmably couples to drive the plurality of OE generation circuits.

1 20. (New) The integrated circuit of claim 16 further comprising:
2 a further tristate device, coupled between the tristate bus and the programmable
3 interconnect bus, for driving signals between the tristate bus and programmable interconnect bus.

1 21. (New) A programmable logic integrated circuit comprising:
2 a programmable interconnect bus; and
3 a logic array block, comprising:
4 a plurality of logic elements configurable to perform logical functions;
5 a plurality of tristate devices, coupled between the plurality of logic elements and the
6 programmable interconnect bus; and
7 tristate control logic to dynamically control states of the plurality of tristate devices,
8 wherein at least one of the tristate devices comprises:
9 a data input;
10 an enable input;
11 a first driver transistor, coupled between a first potential source and an output
12 node;

13 a second driver transistor, coupled between the output node and a second
14 potential source;

15 *Al Cont* a first predriver comprising:

16 a first transistor, coupled between the first potential source and a
17 control electrode of the first driver transistor, having a control electrode coupled to a complement of
18 the enable input;

19 a second transistor, coupled between the control electrode of the first
20 driver transistor and control electrode of the second driver transistor, having a control electrode
21 coupled to the complement of the enable input; and

22 a third transistor, coupled between the control electrode of the second
23 driver transistor and the second potential source, having a control electrode coupled to the enable
24 input; and

25 a second predriver comprising:

26 a first transistor, coupled between the first potential source and the
27 control electrode of the first driver transistor, having a control electrode coupled to the data input;

28 a second transistor, coupled between the control electrode of the first
29 driver transistor and the control electrode of the second driver transistor, having a control electrode
30 coupled to the enable input; and

31 a third transistor, coupled between the control electrode of the second
32 driver transistor and the second potential source, having a control electrode coupled to the data input.

1 22. (New) The integrated circuit of claim 21 wherein the plurality of
2 tristate devices are programmably enabled to couple the plurality of logic elements to the
3 programmable interconnect bus.

1 23. (New) The integrated circuit of claim 21 wherein the tristate control
2 logic is programmably coupled to signals on the programmable interconnect bus for controlling the
3 states of the plurality of tristate devices.

1 24. (New) The integrated circuit of claim 21 wherein one of the plurality
2 of logic elements is coupled through one of the plurality of tristate devices through the
3 programmable interconnect bus to another one of the plurality of logic elements.

1 25. (New) A programmable logic integrated circuit comprising:
2 a tristate bus;
3 a plurality of source logic array blocks;
4 a first plurality of tristate devices coupling the source logic array blocks to the tristate
5 bus; and
6 a destination logic array block coupled to receive signals from the tristate bus,
7 wherein at least one of the tristate devices comprises:
8 a data input;
9 an enable input;
10 a first driver transistor, coupled between a first potential source and an output
11 node;
12 a second driver transistor, coupled between the output node and a second
13 potential source;
14 a first predriver comprising:
15 a first transistor, coupled between the first potential source and a
16 control electrode of the first driver transistor, having a control electrode coupled to a complement of
17 the enable input;
18 a second transistor, coupled between the control electrode of the first
19 driver transistor and control electrode of the second driver transistor, having a control electrode
20 coupled to the complement of the enable input; and
21 a third transistor, coupled between the control electrode of the second
22 driver transistor and the second potential source, having a control electrode coupled to the enable
23 input; and
24 a second predriver comprising:
25 a first transistor, coupled between the first potential source and the
26 control electrode of the first driver transistor, having a control electrode coupled to the data input;
27 a second transistor, coupled between the control electrode of the first
28 driver transistor and the control electrode of the second driver transistor, having a control electrode
29 coupled to the enable input; and
30 a third transistor, coupled between the control electrode of the second
31 driver transistor and the second potential source, having a control electrode coupled to the data input.

26. (New) The integrated circuit of claim 25 wherein signals on the tristate bus cannot be coupled to an input of the destination logic array block without passing through another bus.

27. (New) The integrated circuit of claim 25 wherein the tristate bus cannot be directly coupled to an input of the destination logic array block.

28. (New) The integrated circuit of claim 25 further comprising:
a second plurality of tristate devices to buffer signal from the tristate bus to inputs of the destination logic array block.

29. (New) The integrated circuit of claim 28 wherein the states of the first plurality of tristate devices are logically controlled and may be dynamically changed.

30. (New) The integrated circuit of claim 29 wherein the states of the second plurality of tristate devices are logically controlled and may be dynamically changed.

31. (New) The integrated circuit of claim 25 wherein a source logic array block comprises:
a plurality of logic elements, each coupling to a different conductor of the tristate bus.

32. (New) The integrated circuit of claim 25 wherein for each source logic array block, a logic element in a first position is coupled to a first conductor of the tristate bus, and a logic element in a second position is coupled to a second conductor of the tristate bus.

sub B1 > 33. (New) A method of multiplexing signals onto an interconnect line comprising:
enabling a first tristate driver having an input coupled to a first logic element and an output coupled to the interconnect line, such that a signal is driven from the first logic element onto the interconnect line using the first tristate driver;
dynamically tristating the first tristate driver; and
dynamically enabling a second tristate driver having an input coupled to a second logic element and an output coupled to the interconnect line, such that a signal is driven from the second logic element onto the interconnect line using the second tristate driver.

- 1 *Al* 34. (New) The method of claim 33 further comprising:
2 *Cont* dynamically tristating the second tristate driver.
- 1 35. (New) The method of claim 33 wherein the first tristate driver is
2 dynamically tristated without reconfiguring a memory cell.
- 1 36. (New) The method of claim 35 wherein the second tristate driver is
2 dynamically enabled without reconfiguring a memory cell.
- 1 37. (New) The method of claim 33 wherein the first tristate driver is
2 dynamically tristated using a first tristate control circuit.
- 1 38. (New) The method of claim 37 wherein the second tristate driver is
2 dynamically enabled using a second tristate control circuit.
- 1 39. (New) The method of claim 33 wherein the first tristate driver is
2 dynamically tristated using a third logic element.
- 1 40. (New) The method of claim 39 wherein the second tristate driver is
2 dynamically enabled using a fourth logic element.
-
- 1 41. (New) A method of allowing a first logic element to couple to an
2 interconnect line comprising:
3 permitting a programmable memory cell to control a first enable input of a tristate
4 driver; and
5 permitting an output of a second logic element to dynamically control a second
6 enable input of the tristate driver, such that when the output of the second logic element is a first
7 state, the first logic element is coupled to the interconnect line.
- 1 42. (New) The method of claim 41 wherein the interconnect line is a
2 vertical programmable conductor.
- 1 43. (New) The method of claim 41 wherein the interconnect line is a
2 conductor in a tristate bus.

1 *Al* 44. (New) A method of coupling a first logic element to an interconnect
2 line comprising:
3 *Crit* programming a memory cell coupled to a first enable input of a tristate driver; and
4 driving a second logic element coupled to a second enable input of the tristate driver,
5 such that when the second logic element is in a first state, the first logic element is coupled to the
6 interconnect line.

1 45. (New) The method of claim 44 further comprising:
2 driving the second logic element coupled to the second enable input of the tristate
3 driver, such that when the second logic element is in a second state, the first logic element is not
4 coupled to the interconnect line.

1 46. (New) The method of claim 45 wherein the interconnect line is a
2 vertical programmable conductor.

1 47. (New) The method of claim 45 wherein the interconnect line is a
2 conductor in a tristate bus.

1 *sub B2* 48. (New) A programmable logic integrated circuit comprising:
2 a programmable interconnect bus;
3 a plurality of logic elements configurable to perform logical functions;
4 a plurality of tristate devices coupled between the plurality of logic elements and the
5 programmable interconnect bus;
6 a plurality of programmable memory cells coupled to the plurality of tristate devices
7 to programmably enable and programmably tristate the plurality of tristate devices; and
8 tristate control logic coupled to the plurality of tristate devices to dynamically enable
9 and dynamically tristate the plurality of tristate devices.

1 *sub D7* 49. (New) The integrated circuit of claim 48 wherein the tristate control
2 logic is programmably coupled to signals on the programmable interconnect bus for controlling the
3 states of the plurality of tristate devices.

1 *Q1* 50. (New) The integrated circuit of claim 48 wherein one of the plurality
2 of logic elements is coupled through one of the plurality of tristate devices through the
3 programmable interconnect bus to another one of the plurality of logic elements.

1 *Q1* 51. (New) The integrated circuit of claim 48 wherein the tristate control
2 logic comprises a logic element.

1 *sub B3* 52. (New) A programmable logic integrated circuit comprising:
2 a first logic element having a first output;
3 a tristate driver having a first enable input, a second enable input, a second output,
4 and an input coupled to the first output;
5 a programmable memory cell coupled to the first enable input;
6 a second logic element coupled to the second enable input; and
7 an interconnect line coupled to the second output,
8 wherein the second logic element may dynamically tristate and dynamically enable
9 the tristate driver.

1 *sub D7* 53. (New) The integrated circuit of claim 52 wherein the interconnect line
2 is a vertical conductor.

1 54. (New) The integrated circuit of claim 52 wherein the interconnect line
2 is in a tristate bus.